Generally, any time a bus bridge sees a transaction on 1 bus that must be forwarded to one other, the original transaction will have to wait until eventually the forwarded transaction completes in advance of a result is Prepared. 1 noteworthy exception occurs in the situation of memory writes. In https://nathanlabsadvisory.com/pci-dss/